



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/823,374	04/13/2004	Channing Pierce Verbeck	MSFT-3485/307558.01	4864

23377 7590 10/10/2007  
WOODCOCK WASHBURN LLP  
CIRA CENTRE, 12TH FLOOR  
2929 ARCH STREET  
PHILADELPHIA, PA 19104-2891

EXAMINER
----------

THOMAS, MIA M

ART UNIT	PAPER NUMBER
----------	--------------

2624

MAIL DATE	DELIVERY MODE
-----------	---------------

10/10/2007

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

## Office Action Summary

Application No.

10/823,374

Applicant(s)

VERBECK ET AL.

Examiner

Mia M. Thomas

Art Unit

2624

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 09 August 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-21 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-15 and 17-21 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 13 April 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- ☐ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_.
- ☐ Notice of Informal Patent Application
- ☐ Other: \_\_\_\_\_.

## DETAILED ACTION

### *Response to Amendment*

1. This Office Action is responsive to the applicant's remarks received on 09 August 2007. Claims 1-21 are pending. Claims 1,7,11,13,15, 17-19 have been amended. Claim 16 has been canceled.

### *Claim Rejections - 35 USC § 103*

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 1-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chow et al. (US 6, 292,589 B1) in combination with Whitted et al, " A Software Testbed for the Development of 3D Raster Graphics Systems".

**Regarding Claim 1, (Currently Amended)** Chow discloses a method of implementing a discrete cosine transform (DCT) in a graphics processing unit (GPU) GPU, ("At step 442, a Discrete Cosine Transform (DCT) is applied to the block of pixels to provide image enhancement, restoration, and facilitate encoding of the image." at column 26, line 22; "FIG. 2 is a block diagram of a computer system incorporating the present invention" at column 3, line 28 which incorporates a graphics controller (Figure 2, numeral 26); comprising:

separating an image into blocks of pixels (Refer to Figure 5b; "The method includes compressing, using the assigned quantization values, a macro block such that a resultant

Art Unit: 2624

compressed macro block is represented by a subset of bits used to represent said macro block.”  
at column 3, line 4);

for each block of pixels, in parallel, multiplying a column or row of pixels with a predetermined matrix to generate a corresponding set of output pixels (“Similarly, the order of operations is important to developing the optimal solution...by allowing IDCT and DCT to be executed in parallel.” at column 45, line 36), “Referring now to FIG. 31A, the above described approach to DCT and IDCT computing can be provided via the DCT Unit data path implementation 674, which is shown to include 4 functional units. The fourth unit is a multiplier unit 678.” at column 45, line 41);

determining sets of scanlines based on the sets of output pixels (“The spider diagram may be read left to right and by interpreting constants above a horizontal scaling line (k1-k10) as scaling factors, and where two lines meet at a vertex a summation occurs.” at column 45, line 23);

and for each set of scanlines, sampling at least a portion of the pixels comprised within the scanlines and pixels relative to the scanlines, and multiplying the sampled pixels with a row or column of the predetermined matrix (“Here, the coefficients are stored using the specific ordering and location in structure 720 to support transformation of the 8 x 8 pixel array of FIG. 32.” at column 47, line 36).

Whitted teaches wherein said multiplying a column or row of pixels with a predetermined matrix to generate a corresponding set of output pixels, determining, and sampling the pixels are performed by a shader module (Refer to Figure 1, at page 44).

Art Unit: 2624

At the time the invention was made, it would have been obvious to one of ordinary skill in the art to add together the steps of multiplying a column or row of pixels with a predetermined matrix to generate a corresponding set of output pixels, determining, and sampling the pixels [that] are performed by a shader module as taught by Whitted to the method of implementing a DCT in a GPU as disclosed by Chow because the various manipulations, including but not limited to multiplying, determining and sampling can be performed in a shader module because "[the] shading is the calculation of intensity at each point [or pixel] in the image plane." Additionally, "shaders profoundly affect the realism that can be achieved in computer generated images." (Whitted, page 43, paragraph 2 under subsection "Design Philosophy").

**Regarding Claim 2, (Currently Amended)** Chow discloses the multiplying a column or row of pixels with a predetermined matrix to generate a corresponding set of output pixels, determining, and sampling the pixels are performed in the GPU. ("Referring now to FIG. 31A, the above described approach to DCT and IDCT computing can be provided via the DCT Unit data path implementation 674, which is shown to include 4 functional units. The first is the double buffer operand store 646. The second and third functional units are adders 676 and 677. Each adder has four associated scratchpad registers 675. These registers are 2 write/2 read port registers. Each adder is capable of performing 2's complement addition or subtraction. The fourth unit is a multiplier unit 678." at column 45, line 41).

**Regarding Claim 3, (Original)** Chow discloses the method and system wherein each corresponding set of output pixels corresponds to a textured line across the pixels in the blocks of pixels (Referring to Figure 19(b) and Figure 21, the macroblock templates to be inputted are

Art Unit: 2624

considered at step 464 (Figure 21), bi directional which resolves that the output pixels will correspond to a textured line across the pixels).

**Regarding Claim 18, (Currently Amended)** Chow discloses the system that equally resembles the method of claim 3. Claim 18 standing rejected for the same reasoning's as stated at Claim 3.

**Regarding Claim 4, (Original)** Chow discloses the method of claim 1, wherein sampling the pixels comprised within the scanlines comprises using a separate shader for each set of scanlines (Referring to Figures 6(a)-6(c); "Referring briefly to FIGS. 6A and 6B, the motion estimation process will be described with reference to a series of frames 60. Each frame of the series 60 includes pixels designated via (x, y) coordinates..."As seen in FIG. 6B, motion estimation is shown to include 3 discrete steps; a block matching step 66, a motion vector generation step 67 and an energy calculation step 68. Block-matching techniques are used to identify macro blocks in the preceding (and/or succeeding) frames, which have the best match of pixel values to the macroblock of interest in the current frame. The macroblock matching procedure may be performed using a series of adder circuits or other methods apparent to those in the art." at column 10, line 18).

**Regarding Claims 5 and 20, (Original)** Chow discloses the method and a system further comprising wherein the GPU defines an array of coordinate offsets to neighboring pixels, wherein the shader accesses the pixels in the scanlines using the offset array ("Here, the coefficients are stored using the specific ordering and location in structure 720 to support transformation of the 8 x 8 pixel array of FIG. 32." at column 47, line 36).

Art Unit: 2624

**Regarding Claims 6 and 21,** Chow discloses the method and a system wherein the same shader can be used for each pixel in a scan line ("The DFU is responsible for reducing the amount of video data by means of sub-sampling and decimation of horizontal scan lines as they arrive by optionally keeping only half the scan lines, either even or odd." at column 7, line 28; The hardware or circuit used to perform the DCT transform must be made as fast and as simple as possible. It is highly desirable to use the same physical logic gate for as many parts of the transform as possible, since to do so results in the fewest number of transistors needed to perform the operation. The fewer the number of transistors used, the faster and more economical the circuit will be." at column 45, line 66).

**Regarding Claim 7, (Currently Amended)** Chow discloses a method of processing pixels comprising: separating an image into blocks of pixels (Refer to Figure 5b; "The method includes compressing, using the assigned quantization values, a macroblock such that a resultant compressed macroblock is represented by a subset of bits used to represent said macroblock." at column 3, line 4); creating a polyline of pixels for each column or row in each block of pixels and creating a line for each row or column in each block of pixels ("The 8x8 2-D DCT is performed by evaluating the eight 1-D row transforms, then evaluating these results through 8 column transforms." at column 45, line 20); wherein the rows or columns correspond to the polylines created for each column or row ("The spider diagram may be read left to right and by interpreting constants above a horizontal scaling line (k1-k10) as scaling factors, and where two lines meet at a vertex a summation occurs." at column 45, line 23);

Art Unit: 2624

Whitted teaches [and] wherein creating a polyline and creating a line are performed by a shade module. (Refer to Figure 1, page 44, block labeled "Transformation and Clipping").

At the time the invention was made, it would have been obvious to one of ordinary skill in the art to add together the process of creating a polyline and creating a line [being] performed by a shade module as taught by Whitted to the method of processing pixels as disclosed by Chow because "shaders affect the realism that can be achieved in computer generated images" therefore, the shader [modules] produces a stronger quality and gives great attributes to the method of processing the pixels. (Whitted, Design Philosophy).

**Regarding Claim 8, (Original)** Chow discloses the method of claim 7, further comprising: creating a polyline of pixels for each row or column in each block of pixels ("The 8x8 2-D DCT is performed by evaluating the eight 1-D row transforms, then evaluating these results through 8 column transforms." at column 45, line 20); and creating a line for each column or row in each block of pixels, wherein the rows or columns correspond to the polylines created for each row or column (Refer to Figure 32; "FIG. 32 illustrates a partitioning of a block of video data into left and right halves for row transforms, and into top and bottom halves for column transforms, for purposes of the DCT operation of FIG. 31" at column 4, line 52).

**Regarding Claim 9, (Original)** Chow discloses the method of claim 7, further comprising: determining sets of scanlines based on the lines created for each row or column in each block of pixels; and for each set of scanlines, sampling the pixels comprised within the scanlines and multiplying the sampled pixels with a row or column of a predetermined matrix ("Here, the



Art Unit: 2624

coefficients are stored using the specific ordering and location in structure 720 to support transformation of the 8 x 8 pixel array of FIG. 32." at column 47, line 36).

**Regarding Claim 10,** (Original) Chow discloses the method of claim 7, wherein the steps of creating are performed in a graphics processing unit (GPU) (Referring to Figure 28, numeral 20 (PCI Local Bus), the portion of Figure 28 allows the graphics controller (26) of Figure 2 to show that it is connected to the PCI Local bus).

**Regarding Claim 11,** (Currently Amended) Chow discloses a method of processing pixels, comprising: separating an image into blocks of pixels (Refer to Figure 5b; "The method includes compressing, using the assigned quantization values, a macroblock such that a resultant compressed macroblock is represented by a subset of bits used to represent said macroblock." at column 3, line 4); determining a polyline of pixels for each column or row in each block of pixels ("The 8x8 2-D DCT is performed by evaluating the eight 1-D row transforms, then evaluating these results through 8 column transforms." at column 45, line 20); for each pixel in the polyline, sampling at least a portion of the other pixels in the corresponding column or row that lies along the polyline and pixels relative to the column or row; multiplying each of the other pixels by a discrete cosine transform DCT coefficient from a predetermined matrix to generate resultant values; and adding the resultant values together to generate a resulting value (Referring to Figure 19(a) and 19(b); "Procedures available for the application of a DCT to the pixel block are well known to those of skill in the art. The preferred embodiment of the invention implements DCT using hardware capable of performing ...DCT..." at column 6, line 60; "Referring again to FIGS. 19A and 19B, the results of applying the DCT of Equation 9A on block 430 are shown in block 432. The block 432 comprises the remaining DC values of the pixels, after the transform." at column 27, line 3);

Whitted teaches wherein said multiplying and adding are performed by a shader module.

(Refer to Figure 1, at page 44, block labeled "Transformations...").

At the time the invention was made, it would have been obvious to one of ordinary skill in the art to add together the steps of multiplying and adding are performed by a shader module as taught by Whitted to the method of implementing a DCT in a GPU as disclosed by Chow because the various manipulations, including but not limited to multiplying, determining and sampling can be performed in a shader module because "[the] shading is the calculation of intensity at each point [or pixel] in the image plane." Additionally, "shaders profoundly affect the realism that can be achieved in computer generated images." (Whitted, page 43, paragraph 2 under subsection "Design Philosophy").

**Regarding Claim 12, (Original)** Chow discloses the method of claim 11, further comprising biasing and scaling at least one of the polyline of pixels, the resultant values, and each resulting value for each pixel ("Prior to writing the row or column results into the double buffer 646, each result must be rounded via an incrementer 681, which is a non-biased two's complement rounding unit." at column 45, line 51).

**Regarding Claim 13, (Currently Amended)** Chow discloses a method of processing pixels, comprising: separating an image into blocks of pixels ("(Refer to Figure 5b; "The method includes compressing, using the assigned quantization values, a macroblock such that a resultant compressed macroblock is represented by a subset of bits used to represent said macroblock." at column 3, line 4); for each column in a block of pixels setting up a shader and rendering a scan line; and for each row in a block of pixels, setting up a shader and rendering a

Art Unit: 2624

column (Referring to Figures 6(a)-6(c); "Referring briefly to FIGS. 6A and 6B, the motion estimation process will be described with reference to a series of frames 60. Each frame of the series 60 includes pixels designated via (x, y) coordinates..."As seen in FIG. 6B, motion estimation is shown to include 3 discrete steps; a block matching step 66, a motion vector generation step 67 and an energy calculation step 68. Block-matching techniques are used to identify macroblocks in the preceding (and/or succeeding) frames, which have the best match of pixel values to the macroblock of interest in the current frame. The macroblock matching procedure may be performed using a series of adder circuits or other methods apparent to those in the art." at column 10, line 18);

Whitted teaches and wherein the setting up and the rendering are performed by the shader module (Refer to Figure 1, at page 44, block labeled "Transformations...").

At the time the invention was made, it would have been obvious to one of ordinary skill in the art to add together the steps of setting up and the rendering are performed by a shader module as taught by Whitted to the method of implementing a DCT in a GPU as disclosed by Chow because the various manipulations, including but not limited to setting up and rendering, can be performed in a shader module because "[the] shading is the calculation of intensity at each point [or pixel] in the image plane." Additionally, "shaders profoundly affect the realism that can be achieved in computer generated images." (Whitted, page 43, paragraph 2 under subsection "Design Philosophy").

**Regarding Claim 14,** (Original) Chow discloses the method of claim 13, wherein setting up the shaders and rendering are performed in the GPU (Referring now to FIG. 2, a computer system

Art Unit: 2624

10 for use with the present invention is shown to include a central processing unit (CPU)

12...Also coupled to the PCI bus is a graphics controller 26..." at column 5, line 44).

**Regarding Claim 15, (Currently Amended)** Chow discloses a system to program a graphics processing unit (GPU) GPU to implement a discrete cosine transform (DCT) DCT (Referring to Figure 2, numeral 26 (Graphics controller) and "At step 442, a Discrete Cosine Transform (DCT) is applied to the block of pixels to provide image enhancement, restoration, and facilitate encoding of the image." at column 26, line 22), comprising: adapting a processing unit to receive blocks of pixels into which an image has been separated, and processing each block of pixels, in parallel, (Referring to Figure 28, numeral 20 (PCI Local Bus), the portion of Figure 28 allows the graphics controller (26) of Figure 2 to show that it is connected to the PCI Local bus); ("Similarly, the order of operations is important to developing the optimal solution...by allowing IDCT and DCT to be executed in parallel." at column 45, line 36), by multiplying a column or row of pixels of an image with a predetermined matrix to generate a corresponding set of output pixels; ("Referring now to FIG. 31A, the above described approach to DCT and IDCT computing can be provided via the DCT Unit data path implementation 674, which is shown to include 4 functional units. The fourth unit is a multiplier unit 678." at column 45, line 41); determining sets of scanlines based on the sets of output pixels; (Referring to Figure 33, numeral 651(RAM Address Wordline; "Here, the coefficients are stored using the specific ordering and location in structure 720 to support transformation of the 8.times.8 pixel array of FIG. 32." at column 47, line 36); and for each set of scanlines, sampling the pixels comprised within the scanlines and multiplying the sampled pixels with a row or column of the predetermined matrix; (Referring to Figure 33, DCT Double Buffer Addressing; Operands 0 and 7 are found stored on address line 0

Art Unit: 2624

in diagram 651, with operand 0 on the left half and operand 7 on the right half, the same order as was found for operands 2 and 5." At column 48, line 10);

Whitted teaches and wherein the setting up and the rendering are performed by the shader module (Refer to Figure 1, at page 44, block labeled "Transformations...").

At the time the invention was made, it would have been obvious to one of ordinary skill in the art to add together the steps of setting up and the rendering are performed by a shader module as taught by Whitted to the method of implementing a DCT in a GPU as disclosed by Chow because the various manipulations, including but not limited to setting up and rendering, can be performed in a shader module because "[the] shading is the calculation of intensity at each point [or pixel] in the image plane." Additionally, "shaders profoundly affect the realism that can be achieved in computer generated images." (Whitted, page 43, paragraph 2 under subsection "Design Philosophy").

**Regarding Claim 16:**

(Canceled)

**Regarding Claim 17, (Currently Amended)** Chow discloses the system of claim [[16]] 15, further comprising a central processing unit (CPU) coupled to the GPU by a system bus, the CPU capable of separating the image into the blocks of pixels (Referring now to FIG. 2, a computer system 10 for use with the present invention is shown to include a central processing unit (CPU) 12...Also coupled to the PCI bus is a graphics controller 26..." at column 5, line 44).

**Regarding Claim 19, (Currently Amended)** Chow discloses the system of claim [[16]] 15, wherein the GPU comprises a separate shader for sampling the pixels comprised within each set of the scanlines ("Raw, analog video data are received by the color decoder 33 ... according

Art Unit: 2624

to the CCIR601 standard at either an NTSC format of 720 pixels x 480 scan lines at 29.97 frames/second, or PAL format of 720 pixels x 576 lines at 25 frames per second." At column 6, line 18).

### ***Response to Arguments***

1. Each of the remarks and/or arguments filed with the aforementioned response have been considered.

1. Applicant's arguments (see page 6 of 8), filed 09 August 2007, with respect to Claim Objections have been fully considered and are persuasive. The objections of claims 1, 10, 11, 15, and 17 have been withdrawn.

### ***Claim Objections***

Regarding claims 1,10,11,15 and 17, the claim objections on the subject of the following informalities; "Line 1 of Claim 1 recites: "... a discrete cosine transform (DCT) in a graphics processing unit (GPU)." the uses of parenthesis in this instance are objected to for the reasons listed in the previous Office Action dated 18 May 2007. Appropriate correction(s) have been made and the claim objection(s) are withdrawn.

2. Applicant's arguments, see (see page 6 of 8), filed 09 August 2007, with respect to Claim Objections - 37 CFR 1.75(a) have been fully considered and are persuasive. The objections of claims 2 and 14 have been withdrawn.

***Claim Objections - 37 CFR 1.75(a)***

Claims 2 and 14 have been amended as suggested by the Examiner to overcome the rejection under 37 CFR 1.75 (a). Appropriate correction has been made and the claim objections under 37 CFR 1.75 (a) are withdrawn.

3. Applicant's arguments, see (page 6 of 8), filed 09 August 2007, with respect to Claim Rejections - 35 USC § 112 have been fully considered and are persuasive. The rejection of claim 15 has been withdrawn.

***Claim Rejections - 35 USC § 112***

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter, which the applicant regards as his invention.

Claim 15 has been amended to more particularly point out and distinctly claim the subject matter of the invention. The applicant submits that, as amended, the claim satisfies the requirements of 35 U.S.C. 112. Appropriate correction has been made, and this rejection is now withdrawn.

4. Applicant's arguments with respect to claims 1-21 have been considered but are moot in view of the new ground(s) of rejection.

**Summary or Remarks (at page 6 of 8):**

Claims 1-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Chow et al (US 6, 292,589 B1). These rejections are respectfully traversed. "...the claims now recite that the relevant processing is performed by a "shader module."

Art Unit: 2624

Examiner's Response:

Regarding Claims 1,7,11,13,15 as currently amended now recite that a "shader module" performs the relevant processing. Examiner cited relevant art from ACM Transactions on Graphics, Whitted et al in the previous Office Action dated 18 May 2007. As amended, Figure 1 at page 44 includes "Transformations and Clipping" performed by the "shader module." Chow in combination with Whitted discloses the teaching of the claimed invention. Transformation Matrix by definition (Merriam-Webster, [www.davidgould.com/glossary](http://www.davidgould.com/glossary)) is a shorthand way of describing the positioning, rotating, and sizing of an object. When a transformation matrix is applied to an object it will often be in a different place, orientation, and size afterwards. The inverse of a transformation matrix will restore the object to its original place, orientation and size.

**Conclusion**

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Special Definitions Made of Record:*Transformation Matrix*[www.davidgould.com/glossary](http://www.davidgould.com/glossary)

Glossary of Computer Graphics and Maya Programming Pages 1-11.

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO




Art Unit: 2624

MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mia M. Thomas whose telephone number is 571-270-1583. The examiner can normally be reached on Monday-Friday 8:30am-5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Werner can be reached on 571-272-7401. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

  
Mia Thomas  
**BRIAN WERNER**  
**SUPERVISORY PATENT EXAMINER**

Mia M Thomas  
Examiner  
Art Unit 2624